PTO/SB/08a (05-03)

Approved for use through 04/30/2003. OMB 0851-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number. Substitute for form 1449A/PTO Complete if Known Application Number Unknown INFORMATION DISCLOSURE Filing Date April 7, 2004 STATEMENT BY APPLICANT Francesco CRETTI First Named Inventor Art Unit Unknown (use as many sheets as necessary) **Examiner Name** Ùnknown 2110-110-3 Sheet of Attorney Docket Number

			U.S. PATE	NT D	OCUME	NTS		
Examiner Initials *	Cite No.'	Document Number Number - Kind Code ² (if known)	Publication Date MM-DD-YYYY		Name of Patentee or Applicant of Cited Document		Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
J-レ	AA	US- 5,057,838	10/15/91		Kazuhiro Tsuji et al.			
7.1	AB	US- 6,118,398	09/12/00		Gregory J. Fisher et al.			
T.L	AC	US- 6,426,715 B1	07/30/02		Jan Roelof Westra et al.			
		US-						
		US-						
		VE						
		US-						
		-05:	_					
		US-				/		
		US-						
		US-				<u> </u>	1	<u> </u>
		F	OREIGN PA	TEN'	T DOCU	MENTS	•	
Examiner Initials*	Cite No.1	Foreign Patent Doc Country Code ³ - Number ⁴ - Kind	Pub		olication Date DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T⁰
) / /		
								X.
		OTHER PRIOR A	RT NON F	PATE	NT LITE	RATURE DOCU	MENTS	1
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.						
JL	AD	GEERT A.M. VAN DER PLAS, et al.; "A 14-bit Intrinsic Accuracy Q ² Random Walk CMOS DAC"; IEEE Journal of Solid-State Circuits; December 1999; pgs. 1708-1718; Vol. 34, no. 12; IEEE; New York						
J.L	AE	YONGHUA CONG et al., "Switching Sequence Optimization for Gradient Error Compensation in Thermometer-Decoded DAC Arrays": IEEE Transaction on Circuits and Systems – II: Analog and digital Signal Processing; July 2000; pgs. 585-595; Vol. 47, no. 7; IEEE; New York						
J.L	AF European Search Report dated September 24, 2003							
	\geq	Town 4		\leq	<u></u>			
Examiner Signature	7	MMaulu	v		Date Consid	ered 12/6	03/2004	

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. 1 Applicant's unique citation designation number (optional), 2 See Kinds Codes of USPTO Patent Documents at www.uspto.gov or MPEP 901.04. 3 Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3), 4 For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. 5 Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 If possible. 6 Applicant is to place a check mark here if English language Translation is attached.

place a check mark here if English tanguage Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.